Advance Computer Science

Digital Logic Systems

50,000+ Questions

Previous Year Papers

Detailed Solutions

Hindi & English

MEDIUM

Consider the following statements regarding Multiplexer (MUX) circuits:

A multiplexer is a combinational circuit that channels one of $2^n$ input lines to a single output line.
The number of select lines required for a multiplexer is equal to the total number of input lines ( $n$ ).
To implement a $32 \times 1$ multiplexer using $2 \times 1$ multiplexers, exactly 31 units are required.

Which of the statements given above are correct?

1 and 2 only

1 and 3 only

2 and 3 only

1, 2, and 3

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 1 and 3 only.
Core Concept: Multiplexer architecture and cascading rules.

🧠 Solution Blueprint

Evaluation:
- Statement 1 is correct because a MUX selects one of $2^n$ inputs using $n$ select lines.
- Statement 2 is incorrect because select lines equal $n$ , not the input count $2^n$ .
- Statement 3 is correct using the cascading formula $(N-1)$ , where $32 - 1 = 31$ .

MEDIUM

Assertion (A): The Master-Slave JK Flip-Flop is preferred over a simple JK Flip-Flop in many applications. Reason (R): It effectively eliminates the race around condition by separating input sampling and output updating phases.

Both A and R are true and R is the correct explanation of A

Both A and R are true but R is not the correct explanation of A

A is true but R is false

A is false but R is true

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is Both A and R are true and R is the correct explanation of A.
Core Concept: The Master-Slave configuration solves the race around condition inherent in level-triggered JK flip-flops.

🧠 Solution Blueprint

Step-by-Step Solution:
- The race around condition occurs in JK flip-flops when J=1, K=1 and the clock pulse is too wide.
- The Master-Slave architecture uses two flip-flops: the Master samples during the high clock phase, and the Slave copies the Master during the low clock phase.
- This separation ensures the output changes only once per clock cycle, preventing the race around condition.
- Therefore, the reason correctly explains why the Master-Slave configuration is preferred.

EASY

How many flip-flops are required to construct a Mod-5 Ring counter?

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 5.
Core Concept: A Mod-N ring counter requires N flip-flops.

🧠 Solution Blueprint

Step-by-Step Solution:
- A Ring counter is a shift register where the output of the last stage is fed directly to the input of the first stage.
- The fact states: 'A Mod-N ring counter requires N flip-flops'.
- For a Mod-5 counter, N=5, so 5 flip-flops are required.

MEDIUM

Consider the following statements regarding Propagation Delay ( $t_d$ ):

It is the time interval between the application of an input signal and the resulting change in the output signal.
A higher propagation delay indicates a faster logic family.
CMOS generally has a lower propagation delay than TTL.

Which of the above statements are correct?

1 only

1 and 2 only

2 and 3 only

1, 2, and 3

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 1 only.
Core Concept: Propagation delay is a measure of speed; lower delay means faster logic, and TTL is generally faster than CMOS.

🧠 Concept Blueprint

Why It is Correct:
- Statement 1 is the definition of propagation delay.
- Statement 2 is incorrect; a lower propagation delay indicates a faster logic family, not higher.
- Statement 3 is incorrect; TTL generally offers faster switching speeds and lower propagation delay compared to CMOS.

MEDIUM

In the context of K-map minimization, which of the following is true regarding 'Don't Care' (X) conditions?

They must be grouped with 1s to be valid.

They must be grouped with 0s to be valid.

They are treated as 0 or 1 only if it helps form a larger group.

They are ignored entirely and cannot be part of any group.

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is They are treated as 0 or 1 only if it helps form a larger group.
Core Concept: 'Don't Care' conditions are optional optimization tools.

🧠 Concept Blueprint

Optimization Logic: The primary goal is to minimize the Boolean expression. If assigning an 'X' to 1 allows for a larger group (e.g., turning a pair into a quad), we do it. If assigning it to 0 helps, we do that. If it doesn't help form a larger group, we can leave it ungrouped.
Constraint: There is no requirement to include all 'X's in the final expression.

💡 Exam Strategy & Trivia

Tip

Common Pitfall: Do not feel obligated to include every 'X' in a group. Only include those that provide a benefit (larger group size).

Memorable Trivia: 'Don't Care' conditions are widely used in 7-segment display decoders, where certain input combinations (like 10-15) are never used.

No credit card required

MEDIUM

Assertion (A): The expression $A + \bar{A}B$ simplifies to $A + B$ .
Reason (R): This simplification is a direct application of the Boolean Absorption Law.

Select the correct option:

Both A and R are true and R is the correct explanation of A

Both A and R are true but R is not the correct explanation of A

A is true but R is false

A is false but R is true

Explanation

🌟 Quick Verification

Direct Answer: Both A and R are true and R is the correct explanation of A.
Core Concept: The Absorption Law in Boolean Algebra allows for the simplification of redundant terms, specifically $A + \bar{A}B = A + B$ .

MEDIUM

Match the following digital logic building blocks with their primary functions:

Component	Function
A. Multiplexer	1. Stores a single bit of data in sequential systems
B. Flip-flop	2. Channels one of $2^n$ inputs to a single output line
C. Register	3. Combines multiple flip-flops to store multiple bits of data
D. T Flip-Flop	4. Acts as a frequency divider by a factor of 2

Select the correct code from the options below:

A-2, B-1, C-3, D-4

A-1, B-2, C-4, D-3

A-3, B-4, C-1, D-2

A-2, B-3, C-1, D-4

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is A-2, B-1, C-3, D-4.
Core Concept: Digital component definitions.

🧠 Solution Blueprint

Mapping:
- Multiplexer acts as a data selector (A-2).
- Flip-flop is a 1-bit memory cell (B-1).
- Register holds multiple bits (C-3).
- T Flip-flop divides clock frequency by 2 (D-4).

HARD

Consider the following statements regarding De Morgan's theorems and universal gates:

De Morgan's Second Theorem states that the complement of a sum equals the sum of the complements.
NAND and NOR gates are universal gates because they can implement any boolean function or logic gate.
A NOT gate can be constructed using exactly 1 NAND gate as $\overline{A \cdot A} = \bar{A}$ .
An XOR gate requires exactly 3 NAND gates for its implementation.

Which of the statements given above are correct?

2 and 3 only

1, 2 and 4 only

1 and 3 only

2, 3 and 4 only

Explanation

Statements 2 and 3 are correct. NAND and NOR gates are universal gates capable of implementing any boolean function. A NOT gate is constructed using 1 NAND gate via $\overline{A \cdot A} = \bar{A}$ . Statement 1 is incorrect because De Morgan's Second Theorem states that the complement of a sum equals the product of the complements ( $\overline{A + B} = \bar{A} \cdot \bar{B}$ ). Statement 4 is incorrect because an XOR gate requires 4 NAND gates, not 3.

MEDIUM

Assertion (A): The race around condition is a significant issue in JK Flip-Flops. Reason (R): It occurs when J=1, K=1 and the clock pulse width is greater than the propagation delay of the flip-flop.

Both A and R are true and R is the correct explanation of A

Both A and R are true but R is not the correct explanation of A

A is true but R is false

A is false but R is true

Explanation

🌟 Quick Verification - Direct Answer: Both A and R are true and R is the correct explanation of A. - Core Concept: The race around condition is a timing-related failure in JK flip-flops caused by excessive clock pulse width. ### 🧠 Solution Blueprint - Step-by-Step Solution: - The race around condition is defined as the repeated toggling of the output during a single clock pulse. - This happens specifically when J=1 and K=1 (the toggle condition) and the clock pulse remains high for longer than the flip-flop's propagation delay. - Because the clock is still high, the flip-flop continues to sample the output and toggle it again, leading to an unpredictable final state. - Therefore, the reason provided accurately describes the cause of the phenomenon mentioned in the assertion. ### 💡 Exam Strategy & Trivia > [!TIP] > Common Pitfall: Students often think race around happens for any input. It specifically requires J=1 and K=1. > Memorable Trivia: The Master-Slave configuration is the standard architectural solution to this problem, effectively splitting the clock cycle into two phases.

MEDIUM

Why is an Asynchronous counter also referred to as a 'Ripple' counter?

Because the system clock is connected to all flip-flops simultaneously

Because of the cumulative propagation delay as the clock signal ripples through the flip-flops

Because it uses inverted feedback to create a ripple effect

Because it is a level-triggered storage element

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is Because of the cumulative propagation delay as the clock signal ripples through the flip-flops.
Core Concept: Asynchronous counters rely on the output of one flip-flop to trigger the next, creating a ripple-like delay.

Full Mock Tests

Take Full-Length Mock Tests

Test your complete preparation with timed mock tests. Get detailed analytics and compare scores with other aspirants.

Explore Test Series

EASY

Which of the following is NOT a valid classification of Shift Registers based on input/output configuration?

SISO (Serial-In Serial-Out)

SIPO (Serial-In Parallel-Out)

PISO (Parallel-In Serial-Out)

PIPO (Parallel-In Parallel-In)

Explanation

🌟 Quick Verification - Direct Answer: PIPO (Parallel-In Parallel-In). - Core Concept: Shift registers are classified by how data enters and leaves the register. ### 🧠 Solution Blueprint - Step-by-Step Solution: - The standard classifications are based on Serial (S) and Parallel (P) input and output. - Valid types: SISO (Serial-In Serial-Out), SIPO (Serial-In Parallel-Out), PISO (Parallel-In Serial-Out), and PIPO (Parallel-In Parallel-Out). - The option PIPO (Parallel-In Parallel-In) is incorrect because the last part must be Out (O), not In (I). ### 💡 Exam Strategy & Trivia > [!TIP] > Common Pitfall: Watch out for slight variations in acronyms. The standard is always Input-Output (e.g., PIPO = Parallel-In Parallel-Out).

MEDIUM

A clock signal with a frequency of $200\text{ MHz}$ is applied to a cascaded arrangement of 5 'T' Flip-Flops with their toggle inputs held high ( $T=1$ ). What will be the output frequency at the final stage?

10 MHz

6.25 MHz

12.5 MHz

25 MHz

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 6.25 MHz.
Core Concept: Frequency division using cascaded T flip-flops.

🧠 Solution Blueprint

Calculation:
- Formula: $f_{out} = \frac{f_{in}}{2^n}$
- Given $f_{in} = 200\text{ MHz}$ and $n = 5$ :
- $f_{out} = \frac{200}{2^5} = \frac{200}{32} = 6.25\text{ MHz}$ .

MEDIUM

In a digital logic circuit analysis performed using Boolean algebra, how many distinct truth states can any individual Boolean variable hold at any given time?

Exactly two values

Exactly three values

Any finite number of discrete values

Infinitely many continuous values

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is Exactly two values.
Core Concept: Binary state limitation of Boolean variables.

🧠 Solution Blueprint

Step-by-Step Solution:
- Boolean variables are restricted to having only one of two values: True (represented as 1) or False (represented as 0).

EASY

Which of the following statements regarding the operating voltage of logic families is correct?

TTL operates on a wide range of voltages from +3V to +15V.

CMOS operates on a strict standard voltage of +5V.

CMOS operates on a wide range of voltages, typically from +3V to +15V.

TTL operates on a wide range of voltages, typically from +3V to +15V.

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is CMOS operates on a wide range of voltages, typically from +3V to +15V.
Core Concept: CMOS offers greater voltage flexibility compared to the strict +5V requirement of TTL.

🧠 Concept Blueprint

Voltage Characteristics:
- TTL: Strict standard of +5V.
- CMOS: Wide range, typically +3V to +15V (though modern chips may use lower values).

MEDIUM

Consider the following statements regarding Karnaugh Maps (K-maps) and Boolean minimization:

K-map cells are ordered in Gray code so that adjacent cells differ by only one bit variable change.
A group of 4 adjacent cells (a quad) in a K-map eliminates exactly 3 variables from the term.
K-map wrapping allows cells on opposite outer edges (left/right and top/bottom) to be considered adjacent.
A 4-variable K-map contains exactly $2^4 = 16$ cells.

Which of the statements given above are correct?

1, 3 and 4 only

1, 2 and 3 only

2, 3 and 4 only

1, 2, 3 and 4

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 1, 3 and 4 only.
Core Concept: Karnaugh map cell ordering, grouping, and variable elimination rules.

🧠 Solution Blueprint

Statement 1 Validation: K-maps use Gray code ordering so adjacent cells differ by only 1 bit. (Correct)
Statement 2 Validation: A pair (2 cells) eliminates 1 variable, a quad (4 cells) eliminates 2 variables, and an octet (8 cells) eliminates 3 variables. Thus, Statement 2 is incorrect.
Statement 3 Validation: K-map wrapping treats outer edges (left/right, top/bottom) as adjacent. (Correct)
Statement 4 Validation: A 4-variable K-map has $2^4 = 16$ cells. (Correct)

MEDIUM

Assertion (A): A T (Toggle) flip-flop with its toggle input connected to logic high ( $T=1$ ) acts as a divide-by-2 frequency divider circuit.
Reason (R): Every time a clock pulse arrives, the output of a T flip-flop complements its state if $T=1$ , thus doubling the output period and halving the frequency.

Select the correct option from the choices below:

Both (A) and (R) are true, and (R) is the correct explanation of (A).

Both (A) and (R) are true, but (R) is NOT the correct explanation of (A).

(A) is true, but (R) is false.

(A) is false, but (R) is true.

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is Both (A) and (R) are true, and (R) is the correct explanation of (A).
Core Concept: Toggle flip-flop clock division mechanism.

🧠 Solution Blueprint

Reasoning:
- Toggling output state on every alternate clock cycle means the output wave completes one full cycle for every two input clock cycles, effectively dividing frequency by 2.

EASY

Which counter type is also referred to as a twisted ring counter?

Asynchronous Ripple Counter

Johnson Counter

Modulo-N Counter

Master-Slave Counter

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is Johnson Counter.
Core Concept: Alternate terminology for Johnson counters.

🧠 Solution Blueprint

Johnson Counter Definition: A Johnson counter feeds the inverted output of the last stage back to the input of the first stage, which is why it is widely known as a twisted ring counter.

HARD

Consider the following statements regarding canonical Boolean forms:

In a canonical Sum of Products (SOP) expression, each individual term is called a Minterm ( $m_i$ ), representing a logical '1' state.
In a canonical Product of Sums (POS) expression, each individual term is called a Maxterm ( $M_i$ ), representing a logical '0' state.
SOP expressions are formed by multiplying (ANDing) terms first and then adding (ORing) them together.
POS expressions are formed by multiplying (ANDing) sum terms together after adding (ORing) individual variables.

Which of the statements given above are correct?

1, 2, 3 and 4

1, 2 and 3 only

2, 3 and 4 only

1, 3 and 4 only

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 1, 2, 3 and 4.
Core Concept: Canonical SOP and POS definitions, minterms, and maxterms.

🧠 Solution Blueprint

Statement 1 Validation: Minterms represent logical '1' states in canonical SOP. (Correct)
Statement 2 Validation: Maxterms represent logical '0' states in canonical POS. (Correct)
Statement 3 Validation: SOP terms are ANDed first, then ORed together. (Correct)
Statement 4 Validation: POS terms are ORed first, then ANDed together. (Correct)

EASY

According to De Morgan's First Theorem, which of the following is the correct equivalent for $\overline{A \cdot B}$ ?

\bar{A} \cdot \bar{B}

\bar{A} + \bar{B}

A + B

A \cdot B

Explanation

🌟 Quick Verification

Direct Answer: \bar{A} + \bar{B}.
Core Concept: De Morgan's First Theorem states that the complement of a product is equal to the sum of the complements.

🧠 Concept Blueprint

Theorem Breakdown:
- Theorem 1: $\overline{A \cdot B} = \bar{A} + \bar{B}$ .
- Theorem 2: $\overline{A + B} = \bar{A} \cdot \bar{B}$ .
Why It is Correct: The theorem specifically transforms the AND operation (product) into an OR operation (sum) while complementing the individual variables.

MEDIUM

Consider the following statements regarding combinational logic circuits:

Their outputs depend solely on the current combination of inputs.
They contain internal memory elements to store past operations.
They are free from any feedback loops.

Which of the statements given above are correct?

1 and 3 only

1 and 2 only

2 and 3 only

1, 2, and 3

Explanation

🌟 Quick Verification

Direct Answer: The correct answer is 1 and 3 only.
Core Concept: Combinational circuits consist of logic gates without memory or feedback.

🧠 Concept Blueprint

Analysis of Statements:
- Statement 1 is correct because outputs are determined directly from the current combination of inputs.
- Statement 2 is incorrect because combinational circuits have no memory components or storage elements.
- Statement 3 is correct because combinational circuits do not contain feedback loops.

📊 Fact Spotlight

Statement Number	Validity	Reason
1	True	Direct mapping of current inputs to outputs
2	False	Storage elements belong to sequential circuits
3	True	Absence of feedback ensures no state retention

💡 Exam Strategy & Trivia

Tip

Exam Trap: Multi-statement questions often mix a correct core definition with a trait from sequential circuits (like memory elements). Always verify storage components.

Free Forever

Track Your Progress

You're Doing Great! 🎯

Unlimited PYQs Progress Tracking Mock Tests

✨ Free forever • No credit card • 2 sec signup with Google

Full Mock Tests

Take Full-Length Mock Tests

Test your complete preparation with timed mock tests. Get detailed analytics and compare scores with other aspirants.

Explore Test Series

All Chapters

Advance Computer Science

Fundamentals of Computer

513+ questions

Word Processing (MS Word)

457+ questions

Spreadsheet Software (MS Excel)

147+ questions

Presentation Software (MS PowerPoint)

162+ questions

DBMS Software (MS Access)

224+ questions

C and C++ Programming

Artificial Intelligence and Machine Learning

175+ questions

Python Programming

92+ questions

Blockchain Technology

83+ questions

Principles of Programming and OOPs

630+ questions

Data Structures and Algorithms

288+ questions

Computer Organization and Operating System

302+ questions

Communication and Network Concepts

627+ questions

Network Security

97+ questions

Database Management System

223+ questions

System Analysis and Design

226+ questions

Internet of Things and its Application

318+ questions

Major Developments in IT

103+ questions

Pedagogy of Computer Science

119+ questions

Digital Logic Systems

268+ questions

Current